

METHOD FOR FABRICATING WAFER-LEVEL CHIP SCALE PACKAGES

FIELD OF THE INVENTION

The present invention relates to a method for fabricating wafer-level chip scale packages and, more particularly, to a method for fabricating wafer-level chip scale packages with elastic supported I/O terminals during process.

BACKGROUND OF THE INVENTION

An advanced packaging technology is called "wafer-level chip scale package" (WLCSP). Chip scale package refers to a technique to package a chip less than or equal to 1.5 times of the size of a chip with the advantage of smaller package footprint. The wafer-level chip scale package refers to a technique to assemble and test the wafer before singulation and thus reduces the packaging cost. Furthermore, while applying the technique of circuit redistribution on a wafer, pads at the center or perimeters of a die region could be arranged in array to acquire smaller contact area and higher I/O density while surface-mounting. In U.S. Pat. No. 6,228,687 entitled "WAFER-LEVEL PACKAGE AND METHODS OF FABRICATING", a method for fabricating wafer-level chip scale package is disclosed. A semiconductor wafer having chips is provided, and each chip has a plurality of pads forming on its active surface. The active surface is covered by a passivation layer, such as polyimide, by means of spin coating or spraying. A plurality of vias are formed through the passivation layer by etching or laser-drilling, which are corresponding in position to the pads. Thereafter, conductive materials are formed inside the vias by deposition or sputtering. On upper surface of the passivation layer, a conductive metal layer is formed, and then, it is etched to form a plurality of circuits which one end of the conductive metal layer is electrically connected to the pads of a die. A plurality of conductive bumps such as solder bumps are formed on the other end of the conductive metal layer and the bumps are reflowed. Therefore, the semiconductor device has a circuit redistribution structure. The conductive metal

1 layer provides electrical connection from the pads at the edges of active surface to the
2 bumps which are arranged in an array. While the surface of wafer-level chip scale
3 package structure mounting to a printed circuit board, the interface produces thermal
4 stress on solder bumps which was caused by the different coefficients of thermal
5 expansion between the chip and the printed circuit board. The solder bumps do not have
6 enough elasticity to absorb the thermal stress effectively and thus will be damaged and
7 caused devices to fail.

8 SUMMARY OF THE INVENTION

9 A main purpose of the present invention is to supply a method for fabricating
10 wafer-level chip scale packages. A plurality of protruded sacrificial photoresists with
11 supporting surfaces are formed on a surface of a wafer, then, a negative photoresist layer
12 covers the protruded sacrificial photoresists. Patterning the negative photoresist layer in
13 order to form a plurality of supporting bars on supporting surfaces of the sacrificial
14 photoresists. Thereafter, a plurality of metal bars are formed on the supporting bars and
15 connected to pads of the wafer, and then the sacrificial photoresists is removed in order to
16 form a plurality of electrical pin terminals for the wafer-level chip scale packages which
17 can be elastically surface-mounted to substrate or printed circuit board.

18 According to the present invention, the method for fabricating wafer-level chip scale
19 packages includes a plurality of processes treated on a wafer. Firstly, to provide a wafer
20 comprises a plurality of chips. The wafer has a surface forming with a plurality of pads.
21 Then, on the surface of wafer forms a plurality of sacrificial photoresists which do not
22 cover the pads but corresponding in position to the pads. Each of the sacrificial
23 photoresists has a supporting surface. Thereafter, a negative photoresist layer is formed
24 on the surface of wafer and cover the supporting surfaces of the sacrificial photoresists.
25 The thickness of negative photoresist layer on the supporting surfaces is between $25\ \mu\text{m}$
26 and $250\ \mu\text{m}$. Then, patterning the negative photoresist layer in order to form a plurality
27 of supporting bars on supporting surface of the sacrificial photoresists. Thereafter,

1 forming a plurality of metal bars on the corresponding supporting bars and connected to
2 the pads. Then, the sacrificial photoresists are removed so that the supporting bars
3 support the metal bars to assemble a plurality of electrical pin terminals of wafer-level
4 chip scale packages which can be elastically surface-mounted to substrate or printed
5 circuit board.

6 DESCRIPTION OF THE DRAWINGS

7 Fig. 1 is a cross-sectional view of a wafer in accordance with the present invention;

8 Fig. 2 is a cross-sectional view of the wafer forming with sacrificial photoresists in
9 accordance with the present invention;

10 Fig. 3 is a cross-sectional view of the wafer forming with a negative photoresist
11 layer in accordance with the present invention;

12 Fig. 4 is a cross-sectional view of the wafer forming with supporting bars in
13 accordance with the present invention;

14 Fig. 5 is a cross-sectional view of the wafer forming with metal bars in accordance
15 with the present invention;

16 Fig. 6 is a cross-sectional view of the wafer after removing sacrificial photoresists to
17 assemble elastically supporting electrical pin terminals in accordance with the present
18 invention; and

19 Fig. 7 is a cross-sectional view of a fabricated wafer-level chip scale package in
20 accordance with the present invention.

21 DETAIL DESCRIPTION OF THE INVENTION

22 Please refer to the drawings attached, the present invention will be described by
23 means of an embodiment below. Firstly, as shown in Fig. 1, a wafer 10 is provided. In
24 this embodiment, the wafer 10 may include memory chips, micro-processors or
25 micro-controllers. It comprises a plurality of chips 110 integratedly and has a surface
26 111 for IC forming. The surface 111 of wafer 10 is formed with a plurality of pads 112,
27 such as Al pad or Cu pad. The pads 112 could be redistributed upon the surface 111 of

1 wafer 10 by the connection of redistribution circuits covered by a passivation layer (not
2 shown in figure). The pads 112 are arranged in an array or in center or in perimeters on
3 each chip region of a wafer. It is preferable that a metal adhesion layer (not shown in
4 figure), such as nickel, gold, or copper, is formed on the pads 112.

5 Secondly, as shown in Fig. 2, a plurality of sacrificial photoresists 120 are formed on
6 the surface 111 of wafer 10 by printing or dry film attaching & photolithography. The
7 sacrificial photoresists are patterned from a positive photoresist solution or positive dry
8 film. The sacrificial photoresists may be in shape of strip or bump. Each sacrificial
9 photoresist 120 has a supporting surface 121. The sacrificial photoresists do not cover
10 the pads 112 of chips 110, but corresponding in position to the pads 112. It is preferable
11 that the supporting surfaces 121 are inclined from the surface 111 of chip 110 in order to
12 facilitate the formation of pin terminals 20 (as shown in figure 5), and to acquire a better
13 elasticity.

14 Thirdly, the process of forming a plurality of pin terminals enables to divide several
15 detailed steps as shown in Fig. 3 to Fig. 6. As shown in Fig. 3, a negative photoresist
16 layer 210 is formed by printing or spin coating on the surface of 111 of wafer 10 and
17 covers the sacrificial photoresists 120. In this embodiment, the material of negative
18 photoresist layer 210 is a product of MicroChem Company, with series No. SU-8 2000.
19 The thickness of negative photoresist layer 210 on the supporting surfaces 121 is between
20 $25\ \mu\text{m}$ and $250\ \mu\text{m}$. The negative photoresist layer contains low dielectric constant
21 (2.0~3.0) polymer such as PI, BCB, and other photo sensitive materials. Fourthly, the
22 negative photoresist layer 210 is patterned by photolithography, as shown in Fig. 4. A
23 plurality of dielectric supporting bars 211 are formed from the patterned negative
24 photoresist layer 210, each has a first end 212 and a second end 213. The dielectric
25 supporting bars 211 are covered on the corresponding supporting surfaces 121 of
26 sacrificial photoresists 120. Preferably, the first ends 212 of supporting bars 211 do not
27 cover the pads 112 but adhere to the passivation layer of wafer 10 on the surface 111 of

1 wafer 10 without pads 112.

2 Fifthly, as shown in Fig. 5, in order to form a plurality of metal bars 220, a metal
3 layer is formed on the surface 111 of the wafer 110 by plating, evaporation or sputtering.
4 Then the metal bars 220 are formed on the dielectric supporting bars 211 by etching the
5 metal layer. Each metal bar 220 has a first end 221 and a second end 222. The metal
6 bars 220 are made from the metal selected from the group of nickel, gold, copper,
7 palladium and others. The first ends 221 of metal bars 220 are connected to the pads
8 112 of wafer 10. The metal bars 220 are bonded on the supporting bars 210 with slanted
9 surface. Finally, the sacrificial photoresists 120 is removed so that the second ends 213
10 of supporting bars 211 and the second ends 222 of metal bars 220 are suspended in the air.
11 The metal bars 220 are supported by the supporting bars 211 to assemble elastic pin
12 terminals 20, as shown in Fig. 6.

13 Furthermore, as shown in Fig. 7, after packaging and testing, the wafer 10 is
14 singulated as separated wafer-level chip scale packages. According to the present
15 invention the wafer-level chip scale package comprises the pin terminals 20 as I/O
16 terminals.

17 Each pin terminal 20 has a metal bar 220 and a supporting bars 211 bonded under
18 the metal bars to acquire a better elastic support. The pin terminals 20 have better
19 elasticity. When the wafer-level chip scale package is surface-mounted to a printed
20 circuit board by connecting the pin terminals 20, the pin terminals 20 are to provide
21 elastic connections to effectively absorb the thermal stress created by the different
22 coefficients of thermal expansion. It is to prevent any electrical failure between chip 10
23 and printed circuit boards.

24 The above description of embodiments of this invention is intended to be illustrative
25 and not limiting. Other embodiments of this invention will be obvious to those skilled in
26 the art in view of the above disclosure.

27